



MICROCHIP

27C512

512K (64K x 8) CMOS EPROM

FEATURES


- High speed performance
 - 90 ns access time available
- CMOS Technology for low power consumption
 - 35 mA Active current
 - 100 μ A Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID aids automated programming
- High speed express programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin Chip carrier (leadless or plastic)
 - 28-pin SOIC package
 - 28-pin TSOP package
 - Tape and reel
- Available for the following temperature ranges:
 - Commercial: 0°C to 70°C
 - Industrial: -40°C to 85°C
 - Automotive: -40°C to 125°C

DESCRIPTION

The Microchip Technology Inc. 27C512 is a CMOS 512K bit (electrically) Programmable Read Only Memory. The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90 ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.

PIN CONFIGURATIONS



PIN FUNCTION TABLE	
Name	Function
A0 - A15	Address Inputs
CE	Chip Enable
OE/PP	Output Enable/ Programming Voltage
O0 - O7	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal Connection
NJ	Not Used; No External Connection Is Allowed

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Vcc and input voltages w.r.t. Vss..... -0.6V to +7.25V
 VPP voltage w.r.t. Vss during programming -0.6V to +14.0V
 Voltage on A9 w.r.t. Vss..... -0.6V to +13.5V
 Output voltage w.r.t. Vss..... -0.6V to Vcc + 1.0V
 Storage temperature -65°C to 150°C
 Ambient temp. with power applied -65°C to 125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics				Vcc = +5V ±10%			
				Commercial:		Tamb = 0°C to 70°C	
				Industrial:		Tamb = -40°C to 85°C	
				Extended (Automotive):		Tamb = -40°C to 125°C	
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	V _{IH} V _{IL}	2.0 -0.5	V _{CC} +1 0.8	V V	
Input Leakage	all		I _I	-10	10	µA	V _{IN} = 0 to V _{CC}
Output Voltages	all	Logic "1" Logic "0"	V _{OH} V _{OL}	2.4	0.45	V V	I _{OH} = -400 µA I _{OL} = 2.1 mA
Output Leakage	all	—	I _{LO}	-10	10	µA	V _{OUT} = 0V to V _{CC}
Input Capacitance	all	—	C _{IN}	—	6	pF	V _{IN} = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	—	C _{OUT}	—	12	pF	V _{OUT} = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	C I, E	TTL input TTL input	I _{CC} I _{CC}	—	35 45	mA mA	V _{CC} = 5.5V f = 1 MHz; OE/PP = CE = V _{IL} ; I _{OUT} = 0 mA; V _{IL} = -0.1 to 0.8V; V _{IH} = 2.0 to V _{CC} ; Note (1)
Power Supply Current, Standby	C I, E C	TTL input TTL input CMOS input	I _{CC(S)TTL} I _{CC(S)TTL} I _{CC(S)CMOS}	— — —	2 3 100	mA mA µA	CE = V _{CC} ±0.2V

* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges
 Notes: (1) Active current increases 2 mA per MHz up to operating frequency for all temperature ranges.


READ OPERATION AC Characteristics

AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 2.0V$ and $V_{OL} = 0.8V$
 Output Load: 1 TTL Load + 100 pF
 Input Rise and Fall Times: 10nsec
 Ambient Temperature: Commercial: $T_{amb} = 0^{\circ}C$ to $70^{\circ}C$
 Industrial: $T_{amb} = -40^{\circ}C$ to $85^{\circ}C$
 Extended (Automotive): $T_{amb} = -40^{\circ}C$ to $125^{\circ}C$

Parameter	Sym	27C512-90*		27C512-10		27C512-12		27C512-15		27C512-20		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t_{ACC}	—	90	—	100	—	120	—	150	—	200	ns	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
\overline{CE} to Output Delay	t_{CE}	—	90	—	100	—	120	—	150	—	200	ns	$\overline{OE}/V_{PP} = V_{IL}$
\overline{OE} to Output Delay	t_{OE}	—	40	—	40	—	50	—	60	—	75	ns	$\overline{CE} = V_{IL}$
\overline{OE} to Output High Impedance	t_{OFF}	0	35	0	35	0	40	0	45	0	55	ns	
Output Hold from Address, \overline{CE} or \overline{OE}/V_{PP} , whichever occurred first	t_{OH}	0	—	0	—	0	—	0	—	0	—	ns	

* -90 AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = .45V$; $V_{OH} = 1.5V$ and $V_{OL} = 1.5V$
 Output Load: 1 TTL Load + 30 pF

READ WAVEFORMS



- Notes: (1) t_{OFF} is specified for \overline{OE}/V_{PP} or \overline{CE} , whichever occurs first
 (2) \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE}
 (3) This parameter is sampled and is not 100% tested.

PROGRAMMING DC Characteristics		Ambient Temperature: 25°C ±5°C VCC = 6.5V ± 0.25V, OE/VPP = VH = 13.0V ± 0.25V				
Parameter	Status	Symbol	Min	Max	Units	Conditions (See Note 1)
Input Voltages	Logic "1"	V _{IH}	2.0	VCC+1	V	
	Logic "0"	V _{IL}	-0.1	0.8	V	
Input Leakage	—	I _{IU}	-10	10	µA	V _{IN} = 0V to V _{CC}
Output Voltages	Logic "1"	V _{OH}	2.4		V	I _{OH} = -400 µA
	Logic "0"	V _{OL}	—	0.45	V	I _{OL} = 2.1 mA
VCC Current, program & verify	—	I _{CC2}	—	35	mA	
OE/VPP Current, program	—	I _{PP2}	—	25	mA	CE = V _L
A9 Product Identification	—	VID	11.5	12.5	V	


Note: (1) VCC must be applied simultaneously or before the VPP voltage on OE/VPP and removed simultaneously or after the VPP voltage on OE/VPP.

PROGRAMMING AC Characteristics		AC Testing Waveform: V _{IH} = 2.4V and V _{IL} = 0.45V; V _{OH} = 2.0V; V _{OL} = 0.8V Ambient Temperature: 25°C ±5°C VCC = 6.5V ± 0.25V, OE/VPP = VH = 13.0V ± 0.25V				
for Program, Program Verify and Program Inhibit Modes						
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t _{AS}	2	—	µs		
Data Set-Up Time	t _{DS}	2	—	µs		
Data Hold Time	t _{DH}	2	—	µs		
Address Hold Time	t _{AH}	0	—	µs		
Float Delay (2)	t _{DF}	0	130	ns		
VCC Set-Up Time	t _{VCS}	2	—	µs		
Program Pulse Width (1)	t _{PW}	95	105	µs	100 µs typical	
CE Set-Up Time	t _{CES}	2	—	µs		
OE Set-Up Time	t _{OES}	2	—	µs		
OE Hold Time	t _{OEH}	2	—	µs		
OE Recovery Time	t _{OR}	2	—	µs		
OE/VPP Rise Time During Programming	t _{PRT}	50	—	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 µs ± 5%. ± is 100 µs ± 5%.
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING

Waveforms (1)



- Notes: (1) The input timing reference level is 0.8V for V_{IL} and 2.0V for V_{IH}.
 (2) t_{DF} and t_{OE} are characteristics of the device but must be accommodated by the programmer.
 (3) V_{CC} = 6.5V ±0.25V, V_{PP} = V_H = 13.0V ±0.5V for express programming algorithm.



MODES

Operation Mode	\overline{CE}	$\overline{OE/VPP}$	A9	O0 - O7
Read	V _{IL}	V _{IL}	X	DOUT
Program	V _{IL}	V _H	X	DIN
Program Verify	V _{IL}	V _L	X	DOUT
Program Inhibit	V _{IH}	V _H	X	High Z
Standby	V _{IH}	X	X	High Z
Output Disable	V _{IL}	V _{IH}	X	High Z
Identity	V _L	V _L	V _H	Identity Code

X = Don't Care

Read Mode

(See Timing Diagrams and AC Characteristics)

Read Mode is accessed when

- a) the \overline{CE} pin is low to power up (enable) the chip
- b) the $\overline{OE/VPP}$ pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (t_{ACC}) is equal to the delay from CE to output (t_{CE}). Data is transferred to the output after a delay (t_{OE}) from the falling edge of $\overline{OE/VPP}$.

Standby Mode

The standby mode is defined when the \overline{CE} pin is high and a program mode is not identified.

When this condition is met, the supply current will drop from 35 mA to 100 μ A.

Output Enable \overline{OE}/V_{PP}

This multifunction pin eliminates bus connection in multiple bus microprocessor systems and the outputs go to high impedance when:

- the \overline{OE}/V_{PP} pin is high (V_{IH}).

When a V_H input is applied to this pin, it supplies the programming voltage (V_{PP}) to the device.

Erase Mode (UV Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1's" state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 μ W/cm² for approximately 20 minutes.

Programming Mode

The Express algorithm has been developed to improve on the programming throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1.

Programming takes place when:

- V_{CC} is brought to the proper voltage,
- \overline{OE}/V_{PP} is brought to the proper V_H level, and
- \overline{CE} line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- V_{CC} is at the proper level,
- the \overline{OE}/V_{PP} pin is low, and
- the \overline{CE} line is low.

Inhibit

When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).


Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc and the device type. This mode is entered when Pin A9 is taken to V_H (11.5V to 12.5V). The \overline{CE} and \overline{OE}/V_{PP} lines must be at V_{IL} . A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin \rightarrow	Input	Output								
Identity \downarrow	A0	O	O	O	O	O	O	O	O	H
		7	6	5	4	3	2	1	0	e
Manufacturer Device Type*	V_{IL}	0	0	1	0	1	0	0	1	29
	V_{IH}	0	0	0	0	1	1	0	1	0D

* Code subject to change.

FIGURE 1 - PROGRAMMING EXPRESS ALGORITHM



27C512

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NUMBERS	
27C512	- 90 I / P
	Package: J Cerdip K Ceramic Leadless Chip Carrier L Plastic Leaded Chip Carrier P Plastic DIP SO Plastic SOIC TS Thin Small Outline Package (TSOP) 8x20mm
	Temperature Range: - 0°C to 70°C I -40°C to 85°C E -40°C to 125°C
	Access Time: 90 90 ns 10 100 ns 12 120 ns 15 150 ns 20 200 ns
	Device: 27C512 512K (64K x 8) CMOS EPROM



MICROCHIP

PACKAGING

Commercial/Industrial Outlines and Parameters

COMMERCIAL AND INDUSTRIAL PARTS

Part Number Suffix Designations:

XXXXXXXXXX - XX X / X X XXX

Examples:

27C256T-15I/J
PIC16C54-RC/ISO






TABLE OF CONTENTS

SECTION 1: HERMETIC

A. Ceramic Side Brazed Dual In-line Package ("D" Case Outlines)

- Symbol List for Side Brazed Package Parameters 11-1-1
- 8-Lead, Side Brazed, 300 mil 11-1-2
- 14-Lead, Side Brazed, 300 mil 11-1-3
- 16-Lead, Side Brazed, 300 mil 11-1-4
- 18-Lead, Side Brazed, 300 mil 11-1-5
- 22-Lead, Side Brazed, 400 mil 11-1-6
- 24-Lead, Side Brazed, 600 mil 11-1-7
- 24-Lead, Side Brazed, 600 mil, Window 11-1-8
- 28-Lead, Side Brazed, 600 mil 11-1-9
- 28-Lead, Side Brazed, 600 mil, Window 11-1-10
- 40-Lead, Side Brazed, 600 mil 11-1-11
- 40-Lead, Side Brazed, 600 mil, Window 11-1-12
- 48-Lead, Side Brazed, 600 mil 11-1-13

B. Ceramic Cerdip Dual In-line Package ("J, JW, SJ" Case Outlines)

- Symbol List for Cerdip Dual In-Line Package Parameters 11-1-14
- 8-Lead, Cerdip, 300 mil 11-1-15
- 16-Lead, Cerdip, 300 mil 11-1-16
- 18-Lead, Cerdip, 300 mil 11-1-17
- 18-Lead, Cerdip, 300 mil, Window 11-1-18
- 22-Lead, Cerdip, 400 mil 11-1-19
- 24-Lead, Cerdip, 300 mil 11-1-20
- 24-Lead, Cerdip, 300 mil, Window 11-1-21
- 24-Lead, Cerdip, 600 mil 11-1-22
- 24-Lead, Cerdip, 600 mil, Window 11-1-23
- 28-Lead, Cerdip, 600 mil 11-1-24
- 28-Lead, Cerdip, 600 mil, Window 11-1-25
- 40-Lead, Cerdip, 600 mil 11-1-26
- 40-Lead, Cerdip, 600 mil, Window 11-1-27

C. Ceramic Flatpack

- Symbol List for Ceramic Flatpack Package Parameters 11-1-28
- 28-Lead 11-1-29

D. Ceramic Leadless Chip Carrier (Surface Mount Package, "K" Case Outlines)

- Symbol List for Ceramic Leadless Chip Carrier Package Parameters 11-1-30
- 28-Lead (Square) 11-1-31
- 28-Lead, Window (Square) 11-1-32
- 32-Lead (Rectangle) 11-1-33
- 32-Lead, FRIT (Rectangle) 11-1-34
- 32-Lead, Window (Rectangle) 11-1-35
- 32-Lead, FRIT Window (Rectangle) 11-1-36
- 44-Lead (Square) 11-1-37

E. Ceramic Leaded Chip Carrier (Surface Mount Package, "JL" Case Outlines)

- Symbol List for Ceramic Leaded Chip Carrier Package Parameters 11-1-38
- 68-Lead (Window) 11-1-39
- 84-Lead (Window) 11-1-40



TABLE OF CONTENTS (Cont'd)

SECTION 2: PLASTIC

A. Plastic Dual In-Line Package ("P, SP" Case Outlines)

Symbol List for Plastic Dual In-Line Package Parameters	11-2-1
8-Lead, 300 mil.....	11-2-2
14-Lead, 300 mil.....	11-2-3
16-Lead, 300 mil.....	11-2-4
18-Lead, 300 mil.....	11-2-5
22-Lead, 400 mil.....	11-2-6
24-Lead, 600 mil.....	11-2-7
24-Lead, 300 mil.....	11-2-8
28-Lead, 300 mil.....	11-2-9
28-Lead, 600 mil.....	11-2-10
40-Lead, 600 mil.....	11-2-11
48-Lead, 600 mil.....	11-2-12

B. Plastic Leaded Chip Carrier (Surface Mount, "L" Case Outlines)

Symbol List for Plastic Leaded Chip Carrier Package Parameters	11-2-13
28-Lead (Square)	11-2-14
32-Lead (Rectangle).....	11-2-15
44-Lead (Square)	11-2-16
68-Lead (Square)	11-2-17
84-Lead (Square)	11-2-18

C. Plastic Small Outline (SOIC) (Surface Mount, "SN, SL, SM, SW, SO" Case Outlines)

Symbol List for Plastic Small Outline Package Parameters	11-2-19
8-Lead, 150 mil (Body)	11-2-20
8-Lead, 200 mil (Body)	11-2-21
14-Lead, 150 mil (Body)	11-2-22
18-Lead, 300 mil (Body)	11-2-23
24-Lead, 300 mil (Body)	11-2-24
28-Lead, 300 mil (Body)	11-2-25
28-Lead, 330 mil (Body)	11-2-26

D. Plastic Shrink Small Outline (SSOP) (Surface Mount "SS" Case Outlines)

Symbol List for Plastic Shrink Small Outline Package Parameters	11-2-27
20-Lead, 209 mil Body (5.30mm)	11-2-28
28-Lead, 209 mil Body (5.30mm)	11-2-29

E. Plastic Thin Small Outline (TSOP) and Very Small Outline (VSOP) (Surface Mount, "TS" and "VS" Case Outlines)

Symbol List for Thin and Very Small Outline Package Parameters	11-2-30
28-Lead, (8 x 20mm) TSOP Type I	11-2-31
28-Lead, (8 x 13mm) VSOP Type I	11-2-32

F. Plastic Metric Quad Flatpack (MQFP) (Surface Mount, "PQ" Case Outlines)

Symbol List for Plastic Metric Quad Flatpack Package Parameters	11-2-33
44-Lead, (10x10mm) Body 1.6/0.15mm	11-2-34